On DPA-Resistive Implementation of FSR-based Stream Ciphers using SABL Logic Styles

Reza Ebrahimi Atani, Sattar Mirzakuchaki, Shahabaddin Ebrahimi Atani, Willi Meier

Abstract


The threat of DPA attacks is of crucial importance when designing cryptographic hardware. This contribution discusses the DPA-resistant implementation of two eSTREAM finalists using SABL logic styles. Particularly, two Feedback Shift Register (FSR) based stream ciphers, Grain v.1 and Trivium are designed in both BSim3 130nm and typical 350nm technologies and simulated by HSpice software. Circuit simulations and statistical power analysis show that DPA resistivity of SABL implementation of both stream ciphers has a major improvement. The paper presents the tradeoffs involved in the circuit design and the design for performance issues.

Keywords


DPA attack, Stream cipher, Grain v.1, Trivium, SABL, Standard CMOS

Full Text:

PDF

References


P. C. Kocher, J. Jaffe, and B. Jun, "Differential Power Analysis," Advances in Cryptology - CRYPTO'99, Springer-Verlag, LNCS Vol. 1666, pp. 388–397, 1999.

Ch. Rechberger and E. Oswald, "Stream Ciphers and Side-Channel Analysis" In SASC 2004 - The State of the Art of Stream Ciphers, Brugge, Belgium, Workshop Record, pp. 320–326, Oct. 14-15, 2004.

J. Lano, N. Mentens, B Preneel, and I. Verbauwhede, "Power Analysis of Synchronous Stream Ciphers with Resynchronization Mechanism" In SASC 2004 - The State of the Art of Stream Ciphers, Brugge, Belgium, Workshop Record, pp. 327–333, Oct. 14-15, 2004.

W. Fischer, B. M. Gammel, O. Kniffler, J. Velton, "Differential Power Analysis of Stream Ciphers," Topics in Cryptology - CT-RSA 2007, Springer-Verlag, LNCS, Vol. 4377, pp. 257–270, 2007.

M. Hell, Th. Johansson, A. Maximov, andW. Meier, "Grain - A Stream Cipher for Constrained Environments," 2006, eSTREAM project website.

C. De Canniere, and B. Preneel, "Trivium Specifications," 2005, eSTREAM project website.

T. Seko, A. Nakamura, and T. Kikuno, "Measurement of glitches based on variable gate delay model using VHDL simulator," Asia-Pacific Conference on Circuits and Systems, Nov. 1998, PP. 767 – 770.
http://dx.doi.org/10.1109/apccas.1998.743934

B. Gierlichs et al., "Susceptibility of eSTREAM Candidates towards Side Channel Analysis," SASC 2008, Switzerland, Feb. 13-14, 2008, Workshop Record, pp. 320 – 326.

K. Tiri, and I. Verbauwhede, "Charge recycling sense amplifier based logic: securing low power security ICs against DPA" 30th European Conference on Solid-State Circuits, 21-23 Sept. 2004, pp. 179 – 182.
http://dx.doi.org/10.1109/ESSCIR.2004.1356647

K. Tiri, M. Akmal, and I. Verbauwhede, "A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards," 28th European Solid State Circuits Conference, IEEE Press, pp. 403 – 406, 24-26 Sep. 2002.

S. Mangard, E. Oswald, and T. Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards, Springer, 2007.

S. Babbage et. al., The eSTREAM Portfolio, April 2008, eSTREAM project website.

R.E. Atani,W. Meier, S. Mirzakuchaki, and S.E.Atani, "Design and Implementation of DPA Resistive Grain- 128 Stream Cipher Based on SABL Logic", International Journal of Computers, Communications & Control, Vol. III (supl. issue), pp. 293 – 298, 2008.

R.E. Atani, W. Meier, S. Mirzakuchaki, and S.E.Atani, "Design and simulation of a DPA resistive circuit for Trivium stream cipher based on SABL styles" Mixdes 2008, 19-21 June. 2008, pp. 203 – 208.

K. Tiri, and I. Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation" DATE 2004, 2004, pp. 246–251.

M. Bucci, L. Giancane, R.o Luzzi, and A. Trifiletti, "Three-Phase Dual-Rail Precharge Logic" In Cryp- tographic Hardware and Embedded Systems CHES 2006, Vol. 4249 of LNCS, Springer-Verlag, 2006, pp. 232–241.

T. Popp, and S. Mangard, "Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints" In Cryptographic Hardware and Embedded Systems CHES 2005, Vol. 3659 of LNCS, Springer, 2005, pp. 172–186.

Z. Chen, and Y. Zhou, "Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel Leakage," In Cryptographic Hardware and Embedded Systems CHES 2006, Vol. 4249 of LNCS, Springer- Verlag, 2006, pp. 242–254.

D. Suzuki, and M. Saeki, "Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style" In Cryptographic Hardware and Embedded Systems CHES 2006, Vol. 4249 of LNCS, Springer-Verlag, 2006, pp. 255–269.

P. Schaumont, and K. Tiri, "Masking and Dual-Rail Logic Dont Add Up," In Cryptographic Hardware and Embedded Systems CHES 2006, Vol. 4249 of LNCS, Springer-Verlag, 2006, pp. 95–106.

B. Gierlichs, "DPA-Resistance Without Routing Constraints?" In Cryptographic Hardware and Embedded Systems CHES 2006, Vol. 4249 of LNCS, Springer-Verlag, 2006, pp. 107–120.




DOI: https://doi.org/10.15837/ijccc.2008.4.2400



Copyright (c) 2017 Reza Ebrahimi Atani, Sattar Mirzakuchaki, Shahabaddin Ebrahimi Atani, Willi Meier

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.

CC-BY-NC  License for Website User

Articles published in IJCCC user license are protected by copyright.

Users can access, download, copy, translate the IJCCC articles for non-commercial purposes provided that users, but cannot redistribute, display or adapt:

  • Cite the article using an appropriate bibliographic citation: author(s), article title, journal, volume, issue, page numbers, year of publication, DOI, and the link to the definitive published version on IJCCC website;
  • Maintain the integrity of the IJCCC article;
  • Retain the copyright notices and links to these terms and conditions so it is clear to other users what can and what cannot be done with the  article;
  • Ensure that, for any content in the IJCCC article that is identified as belonging to a third party, any re-use complies with the copyright policies of that third party;
  • Any translations must prominently display the statement: "This is an unofficial translation of an article that appeared in IJCCC. Agora University  has not endorsed this translation."

This is a non commercial license where the use of published articles for commercial purposes is forbiden. 

Commercial purposes include: 

  • Copying or downloading IJCCC articles, or linking to such postings, for further redistribution, sale or licensing, for a fee;
  • Copying, downloading or posting by a site or service that incorporates advertising with such content;
  • The inclusion or incorporation of article content in other works or services (other than normal quotations with an appropriate citation) that is then available for sale or licensing, for a fee;
  • Use of IJCCC articles or article content (other than normal quotations with appropriate citation) by for-profit organizations for promotional purposes, whether for a fee or otherwise;
  • Use for the purposes of monetary reward by means of sale, resale, license, loan, transfer or other form of commercial exploitation;

    The licensor cannot revoke these freedoms as long as you follow the license terms.

[End of CC-BY-NC  License for Website User]


INTERNATIONAL JOURNAL OF COMPUTERS COMMUNICATIONS & CONTROL (IJCCC), With Emphasis on the Integration of Three Technologies (C & C & C),  ISSN 1841-9836.

IJCCC was founded in 2006,  at Agora University, by  Ioan DZITAC (Editor-in-Chief),  Florin Gheorghe FILIP (Editor-in-Chief), and  Misu-Jan MANOLESCU (Managing Editor).

Ethics: This journal is a member of, and subscribes to the principles of, the Committee on Publication Ethics (COPE).

Ioan  DZITAC (Editor-in-Chief) at COPE European Seminar, Bruxelles, 2015:

IJCCC is covered/indexed/abstracted in Science Citation Index Expanded (since vol.1(S),  2006); JCR2018: IF=1.585..

IJCCC is indexed in Scopus from 2008 (CiteScore2018 = 1.56):

Nomination by Elsevier for Journal Excellence Award Romania 2015 (SNIP2014 = 1.029): Elsevier/ Scopus

IJCCC was nominated by Elsevier for Journal Excellence Award - "Scopus Awards Romania 2015" (SNIP2014 = 1.029).

IJCCC is in Top 3 of 157 Romanian journals indexed by Scopus (in all fields) and No.1 in Computer Science field by Elsevier/ Scopus.

 

 Impact Factor in JCR2018 (Clarivate Analytics/SCI Expanded/ISI Web of Science): IF=1.585 (Q3). Scopus: CiteScore2018=1.56 (Q2);

SCImago Journal & Country Rank

Editors-in-Chief: Ioan DZITAC & Florin Gheorghe FILIP.