Analytical Model For a MultiprocessorWith Private Caches And Shared Memory

  • Angel Vassilev Nikolov National University of Lesotho Department of Mathematics and Computer Science Roma 180 Lesotho

Abstract

We develop an analytical model of multiprocessor with private caches and shared memory and obtain the following results: the instantaneous state probabilities and the steady-state probabilities of the system. Both transient behaviour and equilibrium can be studied and analyzed. We showed that results can be applied to determine the output parameters for both blocking and non-blocking caches.

References

[1] S. K. Bose, Introduction to Queuing Systems, Kluwer/Plenum Publishers, 2001

[2] J. L. Hennessy, D. A. Patterson; Computer Architecture: A Quantitative Approach, Pearson Publishers, 2003

[3] M. C. Chiang, Memory System Design For Bus Based Multiprocessor, PhD Thesis, University of Wisconsin, 1991

[4] T. Itoi, T. Nishida, M. Kodama and E. Ohi, N-unit parallel redundant system with correlated failures and single repair facility, Microelectronics and Reliability, vol. 17, pp. 279-285, 1978
http://dx.doi.org/10.1016/0026-2714(78)90727-8

[5] E. Lazowska, J. Zahorjan, G. Graham, and K. Sevcik, Quantitative System Performance, Computer System Analysis Using Queuing Network Models, Prentice-Hall, Englewood Clis, NJ, May 1984

[6] A. Louri, A.K. Kodi, An optical interconnection network and a modifying snooping protocol for the design of large-scale symmetric multiprocessors (SMPs), IEEE Transactions on Parallel and Distributing Systems, vol. 15, No. 12, Dec. 2004, pp. 1093-11047.
http://dx.doi.org/10.1109/TPDS.2004.75

[7] R. E. Matick, Comparison of analytic performance models using closed mean-value analysis versus open-queuing theory for estimating cycles per instruction of memory hierarchies, IBM Journal of Research and Development, Jul 2003
http://dx.doi.org/10.1147/rd.474.0495

[8] D. J. Sorin et. al., A customized MVA model for ILP multiprocessors, Technical report No.1369, University of Wisconsin-Madison, 1998

[9] D. J. Sorin et al., Evaluation of shared-memory parallel system with ILP processors, Proc. 25th Int'l Symp. On Computer Architecture, June 1998, pp. 180-191

[10] J. Sustersic, A. Hurson, Coherence protocol for bus-based and scalable multiprocessors, Internet and wireless distributed computing environments: a survey, Advances in Computers, vol.59, 2003, pp. 211-278
http://dx.doi.org/10.1016/S0065-2458(03)59005-2

[11] Schiff, Joel L., The Laplace Transform, Springer, 1999
http://dx.doi.org/10.1007/978-0-387-22757-3

[12] Waterloo Maple Inc., Introduction to Maple 8, 2002
Published
2008-01-01
How to Cite
NIKOLOV, Angel Vassilev. Analytical Model For a MultiprocessorWith Private Caches And Shared Memory. INTERNATIONAL JOURNAL OF COMPUTERS COMMUNICATIONS & CONTROL, [S.l.], v. 3, n. 2, p. 172-182, jan. 2008. ISSN 1841-9844. Available at: <http://univagora.ro/jour/index.php/ijccc/article/view/2385>. Date accessed: 05 july 2020. doi: https://doi.org/10.15837/ijccc.2008.2.2385.

Keywords

Invalidate cache-coherence protocol, queuing system, discrete transform